Random telegraph signal ͑RTS͒ was observed in the front and back channel source-drain current of nanoscale double-gated back-side charge trapping memories. The front gate dielectric is silicon oxide and the back gate dielectric is a stack of silicon oxide-silicon nitride-silicon oxide ͑ONO͒. The structure provides a tool for traps characterization at multiple interfaces and combinations of materials. Bias dependence of RTS due to a trap in the back ONO was measured to determine the position of the trap in the dielectric. The results show that the individual trap is located within the tunneling oxide, 1.3 nm away from the silicon interface. RTS due to traps responsible for the memory properties, located in the silicon nitride or its interface, was not observed. © 2006 American Institute of Physics. ͓DOI: 10.1063/1.2182070͔ Random telegraph signal ͑RTS͒ in small area transistors-discrete switching in the current between two or more levels under constant bias conditions-has been a favored tool in the study of individual traps in the siliconsilicon dioxide system. 1-3 RTS occurs due to charge trapping and detrapping events caused by individual traps near the Si-SiO 2 interface. The charge transfer event affects both the number and the mobility of the carriers in the channel resulting in a change in current that corresponds to carrier capture and emission by a single trap. From the bias dependence of the capture and emission times the location of the traps can be determined. An important question is how far deep into the gate dielectric can RTS reveal individual traps through its Coulombic interaction, and whether RTS can be used to study traps in devices where trapping is actively employed for achieving memory properties. 4, 5 This work reports the study of room temperature RTS in nanoscale back-side charge trapping memory devices.
Random telegraph signal ͑RTS͒ in small area transistors-discrete switching in the current between two or more levels under constant bias conditions-has been a favored tool in the study of individual traps in the siliconsilicon dioxide system. [1] [2] [3] RTS occurs due to charge trapping and detrapping events caused by individual traps near the Si-SiO 2 interface. The charge transfer event affects both the number and the mobility of the carriers in the channel resulting in a change in current that corresponds to carrier capture and emission by a single trap. From the bias dependence of the capture and emission times the location of the traps can be determined. An important question is how far deep into the gate dielectric can RTS reveal individual traps through its Coulombic interaction, and whether RTS can be used to study traps in devices where trapping is actively employed for achieving memory properties. 4, 5 This work reports the study of room temperature RTS in nanoscale back-side charge trapping memory devices.
Back-side charge trapping memory devices are double gate structures in which the front gate dielectric is SiO 2 and the back gate dielectric is an oxide-nitride-oxide ͑ONO͒ film stack. Figure 1 shows a schematic cross section of a back-side trapping device and a transmission electron microscope ͑TEM͒ cross-section analysis of the back ONO stack between the single crystal silicon channel ͑intrinsic or lightly doped͒ and the single crystal silicon substrate ͑n-type heavily doped͒ that acts as the back gate. The silicon body is approximately 15 nm thick, the front oxide is 6 nm, and the back ONO stack is approximately 3, 4, and 7 nm, respectively. This substrate is prepared using a Smart-Cut 6 technique based on wafer bonding and hydrogen-induced exfoliation. The tunneling silicon oxide is thermally grown, the silicon nitride layer is deposited by low pressure chemical vapor deposition, and the control silicon oxide layer, where the bonding takes place, is the combination of deposited low temperature oxide and thermally grown oxide.
Charge stored in the large trap density region in the silicon nitride and its interface ͑ϳ10 12 -10 13 cm −2 ͒ 7 is used to modify the threshold voltage of the device. By applying a large electric field between the back gate and the three front terminals, charge transport between the back-silicon channel and the nitride can occur by direct tunneling and FowlerNordheim tunneling. The decoupling of storage ͑back͒ from read/sense ͑front͒ allows superior scaling of the front oxide and eliminates charge injection damage to it. This distinguishes this structure from front-side charge trapping devices and allows it to be scaled to much smaller dimensions. The details on the fabrication and the memory characteristics of these small scale memory devices were previously published. 7, 8 We have observed RTS features in the front and back channel source-drain current of back-side charge trapping memories. Figure 2 shows the front channel output characteristics of a 50 nmϫ 50 nm ͑W ϫ L͒ back-side trapping device with RTS features. This RTS is due to a trap located in the front dielectric ͑oxide͒. Figures 3͑a͒ and 3͑b͒ show the front channel and back channel transfer characteristics of a 200 nmϫ 50 nm device, also exhibiting RTS features, in this case due to a trap located in the back dielectric ͑ONO͒. We can determine if a particular RTS signal corresponds to a trap in the front or back dielectric by its dependence on the front- or back-gate bias: the average capture ͑emission͒ time decreases ͑increases͒ with the increase of the respective gate bias. Figures 3͑a͒ and 3͑b͒ also illustrate the double-gate operation of the device: inversion channels can be formed both on the front and the back silicon interfaces, and the threshold voltage in either of these modes can be modulated by the corresponding back bias.
The bias dependence of RTS due to a trap in the back ONO was measured in the device shown in Fig. 3 , with the device biased in strong inversion ͑beyond threshold voltage͒ at room temperature, with a drain current of ϳ10 nA. The bias conditions for the RTS measurements were V D = 10 mV, V S =0 V, V FG = −2 V, and V BG was varied between −3.25 and −2.75 V. The linearly extrapolated threshold voltage of the back channel transistor for V FG =−2 V is V BG = −3.4 V ͓Fig. 3͑b͔͒.
RTS was recorded in a time-domain measurement of the source-drain current using a parameter analyzer, with constant voltages applied to front gate, back gate, source, and drain. A maximum of 10 000 points are acquired at a time with a minimum time interval of 80 s. The sampling interval is adjusted for a particular signal depending on its time scales in order to maximize the number of steps acquired while maintaining adequate time resolution. The two-level signals are analyzed using a search algorithm to locate the switching events and determine the capture times ͑time spent in the high-current state after a switch-up event͒ and the emission times ͑time spent in the low-current state after a switch-down event͒. The times spent in each state after a random switching event follow a Poisson distribution and the average capture and emission times are given by the means of the respective distributions. 3 The traces used in the RTS analysis have a minimum of approximately 400 switching events per trace.
From the bias dependence of the RTS signal, and with the device biased in strong inversion, the position of the trap in the dielectric can be estimated by
where c and e are the average capture and emission times, E Cox is the bottom of the oxide conduction band, E T is the energy level of the trap, E C is the bottom of the silicon conduction band, 0 is the silicon-silicon oxide conduction band offset, s is the silicon band bending, V FB is the flatband voltage, x T is the position of the trap in the dielectric relative to the silicon-silicon dioxide interface, and t is the dielectric thickness. This equation follows from the principle of detailed balance ͑same rate for capture and emission processes͒ together with the occupation probability of the trap as being given by Boltzmann distribution. The trap occupation probability is therefore a function of the gate voltage through the energy level of the trap relative to the Fermi level. The underlying assumption for the last term approximation is that the silicon surface potential changes slowly with the gate bias compared to the energy level of the trap in the oxide which is true following the onset of strong inversion. [1] [2] [3] Figures 4͑a͒ and 4͑b͒ show the back-gate bias dependence of RTS due to a trap located in the back ONO stack and the ratio of the capture and emission times versus backgate voltage from which the location of the trap is determined. Using the expression above, this trap is located approximately 1.3 nm away from the silicon-silicon dioxide interface which corresponds to an oxide trap within the tun- Prior reports on RTS [1] [2] [3] 9 in the Si-SiO 2 system have shown that traps can be shallow, located at the silicon-silicon oxide interface, or deeper, in the silicon oxide, within a tunneling distance from the silicon interface. Our measurements on multiple interfaces within the same device structure also show shallow and deeper traps and we did not observe traps deeper than ϳ2 nm.
In summary, we have observed RTS due to traps in the front oxide and in the back ONO stack of back-side trapping memory devices. Bias dependence of RTS due to a back ONO trap shows that the trap is located within the tunneling oxide, at approximately 1.3 nm from the silicon-silicon oxide interface. RTS due to deeper traps, in the silicon nitride or its interface, was not observed. It is important to note, however, that due to the much higher trap density of SiN ͑ϳ10 12 -10 13 cm −2 ͒, 7 compared to the Si-SiO 2 system ͑ϳ10 10 cm −2 ͒, 3 the probability of having a two-level RTS signal ͑due to an individual trap͒ from a nitride trap is much lower than that from an oxide trap. In a 200 nmϫ 50 nm device we can expect to have ϳ1 oxide trap and ϳ100-1000 nitride traps.
In charge trapping devices with tunneling oxides thinner than ϳ2 nm, it might be possible to observe RTS due to traps responsible for the memory properties, possibly with distinct characteristics from those in the silicon oxide. However, RTS arises from both a capture and release process, and observation of RTS signals would also indicate a very short storage time in such memory structures. 
